This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
flink_first_steps [2015/03/27 17:13] – [Processor Side] ursgraf | flink_first_steps [2018/01/30 11:50] (current) – [FPGA Side] sfink | ||
---|---|---|---|
Line 6: | Line 6: | ||
[{{ ..: | [{{ ..: | ||
The VHDL modules can be found in [[flink_vhdl|flink VHDL]]. The blue boxes denote automatically created files. The red boxes symbolise planned components which are not yet available. For the time being you have to manually configure your VHDL project. \\ | The VHDL modules can be found in [[flink_vhdl|flink VHDL]]. The blue boxes denote automatically created files. The red boxes symbolise planned components which are not yet available. For the time being you have to manually configure your VHDL project. \\ | ||
- | Currently we only support Altera | + | Currently we support Altera |
===== Processor Side ===== | ===== Processor Side ===== |