This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | |||
flink_first_steps [2018/01/30 11:46] – [FPGA Side] sfink | flink_first_steps [2018/01/30 11:50] (current) – [FPGA Side] sfink | ||
---|---|---|---|
Line 6: | Line 6: | ||
[{{ ..: | [{{ ..: | ||
The VHDL modules can be found in [[flink_vhdl|flink VHDL]]. The blue boxes denote automatically created files. The red boxes symbolise planned components which are not yet available. For the time being you have to manually configure your VHDL project. \\ | The VHDL modules can be found in [[flink_vhdl|flink VHDL]]. The blue boxes denote automatically created files. The red boxes symbolise planned components which are not yet available. For the time being you have to manually configure your VHDL project. \\ | ||
- | Currently we support Altera and Xilinx FPGAs with its associated IDE (Quartus II, Vivado | + | Currently we support Altera and Xilinx FPGAs with its associated IDE (Quartus II, Vivado |
===== Processor Side ===== | ===== Processor Side ===== |