This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
flink_example_2 [2018/02/04 11:02] – [Setup FPGA Design] sfink | flink_example_2 [2019/12/12 21:28] – [Setup FPGA Design] ursgraf | ||
---|---|---|---|
Line 6: | Line 6: | ||
===== Setup FPGA Design ===== | ===== Setup FPGA Design ===== | ||
- | - Proceed | + | Start as described in [[flink_vhdl|flink VHDL]]. Follow below directions at the specific step. |
- | | + | |
- | - For subdevices add a pwmDevice, a gpioDevice and a infoDevice. | + | |
- | - Add default ports by right clicking on the pwm and gpios output port and selecting Create port. Just leave the standard values and press OK. | + | 8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. |
- | - For the gpioDevice set the Unique Id to 0x00000001 by double clicking it. | + | 10. Set Unique Id of the gpioDevice |
- | - In the pwmDevices | + | 13. Add a constraints file for the pin mapping. The ZYBO_Master.xdc file can be found [[https:// |
- | - In the ZYNQ7 block open the Peripherial I/O Pins tab and activate UART 1. | + | < |
- | - For the Pin Mapping add the ZYBO_Master.xdc file under Constraints which can be found [[https:// | + | set_property -dict { PACKAGE_PIN |
- | - Then uncomment and change line 27 to: //set_property -dict { PACKAGE_PIN | + | set_property |
- | - Also uncomment and change line 28 to: //set_property -dict { PACKAGE_PIN | + | set_property -dict { PACKAGE_PIN |
+ | set_property -dict { PACKAGE_PIN E17 | ||
+ | |||
+ | set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { s00_oslv_pwm[0] }]; | ||
+ | set_property -dict { PACKAGE_PIN U12 | ||
+ | </code> | ||
+ | 14. //Dev Size// for our three subdevices together is 12288. | ||
+ | |||
+ | | ||
- Then right click on the block design in the sources tab and chose Create HDL Wrapper... | - Then right click on the block design in the sources tab and chose Create HDL Wrapper... | ||
- Finally create bitstream | - Finally create bitstream | ||
- | In the end the block diagram should look like this: | + | In the end the block diagram should look like this: \\ |
+ | (Instead of the " | ||
{{:: | {{:: | ||
- | Instead of the " | + | |