This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
flink_example_2 [2019/12/12 21:12] – [Setup FPGA Design] ursgraf | flink_example_2 [2019/12/12 21:30] – [Setup FPGA Design] ursgraf | ||
---|---|---|---|
Line 10: | Line 10: | ||
2. Under the tab //Boards// select Zybo [[ https:// | 2. Under the tab //Boards// select Zybo [[ https:// | ||
8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. \\ | 8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. \\ | ||
- | 10. Set Unique Id of the gpioDevice to 0x00000001, set Unique Id of the pwmDevices to 0x00000002 | + | 10. Set Unique Id of the gpioDevice to 0x00000001, set Unique Id of the pwmDevices to 0x00000002 and the Base Clk to 50000000. |
- | | + | 13. Add a constraints file for the pin mapping. The ZYBO_Master.xdc file can be found [[https:// |
- | 13. For the pin mapping | + | < |
- | + | set_property | |
- | + | set_property | |
- | + | set_property -dict { PACKAGE_PIN | |
- | | + | set_property |
- | - Then uncomment and change line 27 to: //set_property -dict { PACKAGE_PIN | + | |
- | - Also uncomment and change line 28 to: //set_property -dict { PACKAGE_PIN | + | set_property -dict { PACKAGE_PIN |
- | - Then right click on the block design in the sources tab and chose Create HDL Wrapper... | + | set_property |
- | - Finally create bitstream | + | </ |
+ | 14. //Dev Size// for our three subdevices together is 12288. | ||
In the end the block diagram should look like this: \\ | In the end the block diagram should look like this: \\ |