User Tools
flink_example_2
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
|
flink_example_2 [2019/12/12 21:22] ursgraf [Setup FPGA Design] |
flink_example_2 [2019/12/17 15:21] (current) ursgraf |
||
|---|---|---|---|
| Line 10: | Line 10: | ||
| 2. Under the tab //Boards// select Zybo [[ https://reference.digilentinc.com/reference/software/vivado/board-files?redirect=1 | Add Zybo to Boards]]. \\ | 2. Under the tab //Boards// select Zybo [[ https://reference.digilentinc.com/reference/software/vivado/board-files?redirect=1 | Add Zybo to Boards]]. \\ | ||
| 8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. \\ | 8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. \\ | ||
| - | 10. Set Unique Id of the gpioDevice to 0x00000001, set Unique Id of the pwmDevices to 0x00000002 and the Base Clk to 50000000. \\ | + | 10. Set Unique Id of the gpioDevice to 0x00000001, set Unique Id of the pwmDevices to 0x00000002 and the Base Clk to 100000000 (check how your kernel sets the PL clock). \\ |
| 13. Add a constraints file for the pin mapping. The ZYBO_Master.xdc file can be found [[https://reference.digilentinc.com/zybo/zybo | here]]. | 13. Add a constraints file for the pin mapping. The ZYBO_Master.xdc file can be found [[https://reference.digilentinc.com/zybo/zybo | here]]. | ||
| <code> | <code> | ||
| Line 21: | Line 21: | ||
| set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { s00_oslv_pwm[1] }]; | set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { s00_oslv_pwm[1] }]; | ||
| </code> | </code> | ||
| + | 14. //Dev Size// for our three subdevices together is 12288. | ||
| - | + | Finally, the block diagram should look like: \\ | |
| - | + | ||
| - | - Then right click on the block design in the sources tab and chose Create HDL Wrapper... | + | |
| - | - Finally create bitstream | + | |
| - | + | ||
| - | + | ||
| - | In the end the block diagram should look like this: \\ | + | |
| (Instead of the "AXI-Interconnect" IP in the middle, it is also possible to use a "AXI-Smartconnect" IP.) | (Instead of the "AXI-Interconnect" IP in the middle, it is also possible to use a "AXI-Smartconnect" IP.) | ||
flink_example_2.1576182177.txt.gz · Last modified: 2019/12/12 21:22 by ursgraf
Page Tools
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 4.0 International
