This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
flink_vhdl [2019/12/12 21:31] – [Building] ursgraf | flink_vhdl [2019/12/12 21:35] – [Building] ursgraf | ||
---|---|---|---|
Line 68: | Line 68: | ||
- Change the properties of the infoDevice as follows: //Dev Size// must be the total size of all subdevices combined. Set the description to a meaningful name. | - Change the properties of the infoDevice as follows: //Dev Size// must be the total size of all subdevices combined. Set the description to a meaningful name. | ||
- Right click on your block design and select //Create HDL Wrapper// with //let Vivado manage ...//. | - Right click on your block design and select //Create HDL Wrapper// with //let Vivado manage ...//. | ||
- | - Under „PROGRAM AND DEBUG“ select | + | - Under //PROGRAM AND DEBUG// select |
+ | - The resulting FPGA configuration file can be found under // | ||