This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
flink_vhdl [2021/01/15 13:09] – [Requirements] ursgraf | flink_vhdl [2021/02/04 21:37] – [Building] ursgraf | ||
---|---|---|---|
Line 59: | Line 59: | ||
- In the //IP INTEGRATOR// | - In the //IP INTEGRATOR// | ||
- Add a ZYNQ7 processor system to the design and click //Run Block Automation// | - Add a ZYNQ7 processor system to the design and click //Run Block Automation// | ||
- | - Double click on the processor system. In the //clock configuration// | + | - Double click on the processor system. In the //clock configuration// |
- Add all desired subdevices. Add an //AXI Interconnect// | - Add all desired subdevices. Add an //AXI Interconnect// | ||
- Press //Run Connection Automation// | - Press //Run Connection Automation// |