This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
flink_vhdl [2020/05/28 10:11] – [VHDL] ursgraf | flink_vhdl [2021/01/15 13:09] – [Requirements] ursgraf | ||
---|---|---|---|
Line 20: | Line 20: | ||
* Quartus version 13.0.1 Service Pack 1 together with Qsys 13.0sp1 for Altera devices | * Quartus version 13.0.1 Service Pack 1 together with Qsys 13.0sp1 for Altera devices | ||
* Modelsim Altera 10.1d (only necessary for simulation of modules) | * Modelsim Altera 10.1d (only necessary for simulation of modules) | ||
- | * Vivado (Tested with Version 2016.1, 2017.3 | + | * Vivado (Tested with Version 2016.1, 2017.3, 2017.4 |
===== Id and Unique_Id ===== | ===== Id and Unique_Id ===== |